


EEL 4744


Menu

- A/D-D/A Conversion Processes
 - > Example: “Grandma Singing Hymns”
- Digital Signal Processing
- Analog-to-Digital Conversion
 - > A/D Conversion Methods
- Operational Amplifier in D/A & A/D
- Digital-to-Analog



University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

1



2



EEL 4744

DSP (Digital Signal Processing) in ECE

- Discussion on Digital Signal Processing
 - > Analog filters introduced in (*EEL 3112*)
 - > Analog Filter Design (*EEL 3308: Electronic Circuits I*), i.e., s-plane design
 - > Digital Analysis of Signals (*EEL 3135: Intro to [Discrete-Time] Signals & Systems*), i.e., z-plane design
 - > Digital Filtering (Analog-->Digital) (*EEL 4712: Digital Design, EEE 4511: Real-time DSP Applications, 4750: Intro to DSP, EEE 5502: Foundations of Digital Signal Processing, 6503: Digital Filtering*)
 - > Implementation as a Recursive Program (CE Stuff)
 - > Advantages of Digital Signal Processing (*4511 & 4750*)
- The use of D-A/A-D and Digital Processors allows computer engineers to create digital solutions to many engineering problems

University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

3

3



EEL 4744

Programming Example

- Example: Recovery of “*Grandma Singing Hymns*” cassette tapes from the 1950’s
 - > High-pass filter to remove low frequency tape hum (there was no Dolby system in the 1950’s)
 - > Low pass filter to remove high frequency media damage (hiss)
 - > What would it take to do this with Analog circuits?
 - > What would it take to do this with Digital technology?
- The Analog Filter

$$H(s) = Y(s)/X(s) = 1/(s^2+bs+c)$$

University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

4

4



EEL 4744

Programming Example

- The Analog Filter
 $H(s) = Y(s)/X(s) = 1/(s^2+bs+c)$
- The Digital Filter
 $H(z) = Y(z)/X(z) = 1/(z^2+\alpha z+\beta)$
- This results in the **difference equation**:
 $Y(z) = X(z) / (z^2+\alpha z+\beta)$
 $X(z) = Y(z) (z^2+\alpha z+\beta)$
 $X(z) = z^2 Y(z) + \alpha z Y(z) + \beta Y(z)$ or
 $z^{-2} X(z) = Y(z) + \alpha z^{-1} Y(z) + \beta z^{-2} Y(z)$ or
 $x(n-2) = y(n) + \alpha y(n-1) + \beta y(n-2)$ or
 $y(n) = -\alpha y(n-1) - \beta y(n-2) + x(n-2)$
 > Above can be implemented with **ANY** microprocessor!

University of Florida, EEL 4744 – File 15a
 © Drs. Schwartz & Arroyo

5


5



EEL 4744

Analog to Digital Converters

- Analog to Digital Converter
 > Also known as A-to-D, A/D, or ADC or as an Analog-to-Digital Converter




- Many types of ADCs including:
 > Dual-slope (Integrating), Flash, Sigma-Delta, and Successive-Approximation, ...

University of Florida, EEL 4744 – File 15a
 © Drs. Schwartz & Arroyo

6


6



EEL 4744


Digital to Analog Converters

- Digital to Analog Converter
 - > Also known as D-to-A, D/A, or DAC or as a Digital-to-Analog Converter (or a D2A)




University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

7



EEL 4744

Analog-to-Digital Conversion Process



University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

8



EEL 4744

Dual slope (Integrator) A/D Converters

- **Components:** Use a counter, analog integrator, voltage comparator, reference voltage and control circuitry
- **Technique:** Integrate over one cycle of the power line frequency (60 Hz) and therefore can ignore power frequency noise
- **High points:** Accuracy good, 60 Hz noise immunity
- **Low points:** Slow

University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

9

9



EEL 4744

Flash (Simultaneous) A/D Converters

- **Technique & components:** Uses a tapped resistor to divide a reference voltage into 2^n equal parts, 2^n voltage comparators (to compare the input voltage against each of the tap voltages, and a priority encoder (2^n inputs and n-bit coded output) to output the digital signal
- **High points:** Accuracy very good if use high precision resistors; very fast (fastest); speed depends only on propagation delays (mostly in the encoder)
- **Low points:** Requires a **tremendous** amount of circuitry

University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

10

10



EEL 4744

Sigma-Delta A/D Converters

- **Technique & components:** Uses high speed sampling a digital decimation filter. (See class in digital filters.)
- **High points:** Accuracy good
- **Low points:** Relatively slow; trade-off of speed for resolution
- **Note:** This is now common in many processors (including XMEGA)

University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

11

11



EEL 4744


Successive-Approximation A/D Converters

- **Technique & components:** Uses a D/A converter (DAC), voltage comparator, reference voltage and control circuitry
- **High points:** Relatively fast (not as fast as flash, but much faster than dual-slope)
- **Low points:** Requires a DAC
- **Note:** This has been common in many processors (including all used in UF's μ P since the class first had a μ P with an A/D, until the XMEGA)

University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

12

12



EEL 4744
Successive-Approximation A/D Converter
Example

- **Given:** Ancient balance scale, some “rocks” of **known weights** (independent of units): **1, 2, 4, 8, 16, 32, 64, 128**

The diagram shows a balance scale with a central pivot. On the left pan, there are two small red squares labeled '1' and '2', and two larger red squares labeled '4' and '8'. On the right pan, there are three red squares labeled '16', '32', and '64', and a large red square labeled '128'. A yellow sack is placed on the left pan. A blue arrow points down from the top of the scale, and another blue arrow points up from the bottom of the scale, indicating the balance point.

University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

13




EEL 4744
Successive-Approximation A/D Converter
Example

- **Find:** The weight of a sack of salt (worth its weight in gold).

The diagram shows a balance scale with a central pivot. On the left pan, there is a yellow sack. On the right pan, there are two red squares labeled '16' and '32'. A blue arrow points down from the top of the scale, and another blue arrow points up from the bottom of the scale, indicating the balance point.


University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

14



EEL 4744
Successive-Approximation A/D Converter
Example


- **First try the maximum weight (128)**



University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo


15

15



EEL 4744
Successive-Approximation A/D Converter
Example


- **First try the maximum weight (128)**
> Too light, so keep this weight (put 1 in the MSB) and add more



University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo


16

16



EEL 4744
Successive-Approximation A/D Converter
Example

- **Now try the next weight down (64)**



University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

17

17



EEL 4744
Successive-Approximation A/D Converter
Example


- **Now try the next weight down (64)**
> Too heavy, so remove the 64 talaton weight and put a 0 below



University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

18


18



EEL 4744

Successive-Approximation A/D Converter Example


- **Try weight of 32**
> Still too light, so keep this weight (put 1 below) and add more



University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

19


19



EEL 4744

Successive-Approximation A/D Converter Example

- **Try weight of 16**
> Still too light, so keep this weight (put 1 below) and add more




University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

20

20

 **EEL 4744**
Successive-Approximation A/D Converter
Example


- **Try weight of 8**
> Too heavy, so remove the 8 talaton weight and put a 0 below




University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

21

21

 **EEL 4744**
Successive-Approximation A/D Converter
Example

- **Try weight of 4**
> Too heavy, so remove the 4 talaton weight and put a 0 below



University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

22

22




EEL 4744
Successive-Approximation A/D Converter
Example

- **Try weight of 2**
> Too heavy, so remove the 2 talaton weight and put a 0 below




University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

23



EEL 4744
Successive-Approximation A/D Converter
Example

- **Try weight of 1**
> Not quite heavy enough, so keep this weight and put a 1 below



Q: What is the range of **possible** weights for this bag?
A: Above is 177; 178 was too much. $177 < W < 178$

University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

24



EEL 4744

Successive-Approximation A/D Converter

- The above algorithm is called a **binary search** (since the know weights were 2^n)
- The electronic successive-approximation A/D works with the same principles as the ancient balance, comparing the unknown quantity (voltage) with a succession of know quantities (voltages) with binary weights
- All Successive-Approximation A/D converters have D/A converters (DACs) inside

University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

Bar game; bar puzzle https://youtu.be/S2BB52xc_cc

25


25



EEL 4744


OP Amps Circuits used in A/D & D/A Circuits

* Inverting



$$V_{out} = -\frac{R_2}{R_1} V_{in}$$

* Non-Inverting




$$V_{out} = \frac{R_1 + R_2}{R_1} V_{in}$$

$$= \left(1 + \frac{R_2}{R_1} \right) V_{in}$$

University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

26

26



EEL 4744

Digital/Analog Conversion

Binary integer: $k = b_3 2^3 + b_2 2^2 + b_1 2^1 + b_0$

Digital Data

Register

b_3	→
b_2	→
b_1	→
b_0	→


D/A
Converter

$V_q = k \Delta V =$ quantized analog voltage

$\Delta V =$ quantized voltage proportionality constant

University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo


27



EEL 4744

DAC: Inverted R-2R Ladder Circuit

- Ideal Op Amp (see 3111)
 - No current into - & + terminals
 - Voltage at - input is “virtually” equal to voltage at + input
- $V_{Out} = I_S \times 2R$; each branch can add some current to I_S
- Verify that the equivalent resistance of the entire network is R (see next page)



University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

28

EEL 4744
DAC: Inverted R-2R Ladder Circuit

Demonstration that equivalent resistance of network is always R

Two resistors in parallel

Two resistors in series

Two resistors in parallel

All reductions from 2 resistors in parallel:
 $R_p = R_1 R_2 / (R_1 + R_2)$
 Or two resistors in series: $R_s = R_1 + R_2$

University of Florida, EEL 4744 – File 15a
 © Drs. Schwartz & Arroyo


29

EEL 4744
DAC: R-2R Ladder Network

Easily Fabricated in IC form

University of Florida, EEL 4744 – File 15a
 © Drs. Schwartz & Arroyo

30




EEL 4744

Another 4-Bit DAC

All table entries in Volts

V_4	V_3	V_2	V_1	$-V_{out}$
0	0	0	0	0
0	0	0	5	1
0	0	5	0	2
0	0	5	5	3
0	5	0	0	4
0	5	0	5	5
0	5	5	0	6
0	5	5	5	7
5	0	0	0	8
5	0	0	5	9
⋮				
5	5	0	5	13
5	5	5	0	14
5	5	5	5	15



$$V_{out} = -(8R) i_{in}$$


$$i_{in} = \sum i_k, \quad k = 1 \dots 4$$

$$V_k = 0V \text{ or } 5V$$

University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

31

31



EEL 4744


Analog/Digital Conversion

- A/D Conversion Methods
 - > Successive Approximation
 - > Flash Conversion


University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

32


32



33





34



EEL 4744

Flash Conversion





Q_2	Q_1	Q_0	B_1	B_0
1	1	1	1	1
0	1	1	1	0
0	0	1	0	1
0	0	0	0	0

$V_{in} > 3V_R/4$


$3V_R/4 > V_{in} > V_R/2$

$V_R/2 > V_{in} > V_R/4$

$V_R/4 > V_{in} > 0$


University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

35



EEL 4744

A/D Successive-Approximation Control



(More on this later)

University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

36

EEL 4744

The End!

University of Florida, EEL 4744 – File 15a
© Drs. Schwartz & Arroyo

37

37